

LCDP1521

Dual line programmable transient voltage suppressor for SLIC protection

Features

- Dual line programmable transient voltage suppressor
- Wide negative firing voltage range:
- V_{MGL} = -150 V max.
- Low dynamic switching voltages: V_{FP} and V_{DGL}
- Low gate triggering current: I_{GT} = 5 mA max
- Peak pulse current: I_{PP} = 20 A (10/1000 µs)
- Holding current: I_H = 150 mA min

Description


This device has been especially designed to protect 2 new high voltage, as well as classical SLICs, against transient overvoltages.

Positive overvoltages are clamped by 2 diodes. Negative surges are suppressed by 2 thyristors, their breakdown voltage being referenced to $\rm -V_{BAT}$ through the gate.


This component presents a very low gate triggering current (I_{GT}) in order to reduce the current consumption on printed circuit board during the firing phase.

Benefits

Trisils are not subject to ageing and provide a fail safe mode in short circuit for a better protection. Trisils are used to help equipment to meet various standards such as UL1950, IEC950 / CSA C22.2, UL1459 and FCC part68. Trisils have UL94 V0 resin approved (Trisils are UL497B approved (file: E136224)).



Functional diagram



1 Compliant with the following standards

STANDARD	Peak Surge Voltage (V)	Voltage Waveform	Required peak current (A)	Current Waveform	Minimum serial resistor to meet standard (Ω)
GR-1089 Core First level	2500 1000	2/10 μs 10/1000 μs	500 100	2/10 μs 10/1000 μs	31 40
GR-1089 Core Second level	5000	2/10 µs	500	2/10 µs	62
GR-1089 Core Intra-building	1500	2/10 µs	100	2/10 µs	7
ITU-T-K20/K21	6000 1500	10/700 μs	150 37.5	5/310 µs	200 20
ITU-T-K20 (IEC61000-4-2)	8000 15000	1/60 ns		ESD contact discharge ESD air discharge	
VDE0433	4000 2000	10/700 μs	100 50	5/310 µs	120 40
VDE0878	4000 2000	1.2/50 µs	100 50	1/20 µs	27 0
IEC61000-4-5	4000 4000	10/700 μs 1.2/50 μs	100 100	5/310 μs 8/20 μs	120 27
FCC Part 68, lightning surge type A	1500 800	10/160 μs 10/560 μs	200 100	10/160 μs 10/560 μs	43 32
FCC Part 68, lightning surge type B	1000	9/720 µs	25	5/320 µs	0

2 Characteristics

2.1 Thermal resistance

Symbol	Parameter	Value	Unit	
Rth (j-a)	Junction to ambient	170	°C/W	




Symbol	Parameter	
I _{GT}	Gate triggering current	
Ι _Η	Holding current	
I _{RM}	Reverse leakage current LINE / GND	
I _{RG}	Reverse leakage current GATE / LINE	
V _{RM}	Reverse voltage LINE / GND	
V _{GT}	Gate triggering voltage	VR VRM
V _F	Forward drop voltage LINE / GND	IRM IR
V _{FP}	Peak forward voltage LINE / GND	Iн
V _{DGL}	Dynamic switching voltage GATE / LINE	
V _{GATE}	GATE / GND voltage	IPP
V _{RG}	Reverse voltage GATE / LINE	•
С	Capacitance LINE / GND	


2.2 Electrical characteristics ($T_{AMB} = 25^{\circ}C$)


2.3 Absolute ratings ($T_{amb} = 25^{\circ}$ C, unless otherwise specified).

Symbol	Parameter		Value	Unit
Ipp	Peak pulse current (see note1)	10/1000 μs 8/20 μs 10/560 μs 5/310 μs 10/160 μs 1/20 μs 2/10 μs	20 60 20 25 30 60 70	A
I _{TSM}	Non repetitive surge peak on-state current (50 Hz sinusoidal)	t = 10ms t = 1s	5 3.5	А
l ² t	I ² t value for fusing (50 Hz sinusoidal)	t = 10 ms	0.125	A ² s
I _{GSM}	Maximum gate current (50 Hz sinusoidal)	t = 10 ms	2	А
V _{MLG} V _{MGL}	Maximum voltage LINE/GND Maximum voltage GATE/LINE	$-40^{\circ} \text{ C} < \text{T}_{\text{amb}} < +85^{\circ} \text{ C}$ $-40^{\circ} \text{ C} < \text{T}_{\text{amb}} < +85^{\circ} \text{ C}$	-150 -150	v
T _{stg} T _j	Storage temperature range Maximum junction temperature	- 55 to + 150 150	°C	
ΤL	Maximum lead temperature for soldering duri	ng 10 s	260	°C









2.4 Parameters related to the diode line / GND ($T_{amb} = 25^{\circ}C$)

Symbol		Test conditions				Unit
V _F	I _F = 1 A		t = 500 μs		2	V
V _{FP} (<i>Note 1</i>)	10/700 μs 1.2/50 μs 2/10 μs	1.5 kV 1.5 kV 2.5 kV	$R_S = 110 \Omega$ $R_S = 60 \Omega$ $R_S = 245 \Omega$	I _{PP} = 10 A I _{PP} = 15 A I _{PP} = 10 A	5 10 20	v

Note: 1 See test circuit for VFP; RS is the protection resistor located on the line card.

2.5 Parameters related to the protection thyristor $(T_{amb} = 25^{\circ}C \text{ unless otherwise specified})$

Symbol	Test conditions	Min	Max	Unit
I _{GT}	$V_{GND / LINE} = -48 V$	0.1	5	mA
Ι _Η	V _{GATE} = -48 V (<i>Note 2</i>)	150		mA
V _{GT}	at I _{GT}		2.5	V
I _{RG}	$V_{RG} = -150 \text{ V}$ $T_c=25^{\circ}\text{C}$ $V_{RG} = -150 \text{ V}$ $T_c=85^{\circ}\text{C}$		5 50	μA
V _{DGL}	$ \begin{array}{c c} V_{GATE} = -48 \ V & (Note \ 3) \\ \hline 10/700 \ \mu s & 1.5 \ kV & R_S = 110 \ \Omega & I_{PP} = 10 \ A \\ 1.2/50 \ \mu s & 1.5 \ kV & R_S = 60 \ \Omega & I_{PP} = 15 \ A \\ 2/10 \ \mu s & 2.5 \ kV & R_S = 245 \ \Omega & I_{PP} = 10 \ A \\ \end{array} $		5 10 20	V

2 See functional holding current (IH) test circuit


3 See test circuit for VDGL. The oscillations with a time duration lower than 50ns are not taken into account



2.6 Parameters related to diode and protection thyristor $(T_{amb} = 25^{\circ} \text{ C}, \text{ unless otherwise specified})$

Symbol	Test conditions		Тур.	Max.	Unit
I _{RM}	$V_{GATE / LINE} = -1V V_{RM} = -150 V$ $V_{GATE / LINE} = -1V V_{RM} = -150 V$	Tc=25° C Tc=85° C		5 50	μA
С	$V_R = 50$ V bias, $V_{RMS} = 1$ V, F = 1 MHz $V_R = 2$ V bias, $V_{RMS} = 1$ V, F = 1 MHz		20 48		pF

3 Functional holding current (I_H) test circuit: go no-go test





51

4 Test circuit for v_{fp} and v_{dgl} parameters




 Table 1.
 Test circuit component values

Pulse	e (µs)	Vp	C ₁	C ₂	L	R ₁	R ₂	R ₃	R_4	I _{PP}	R _s
tr	tp	(V)	(μF)	(nF)	(µH)	(Ω)	(Ω)	(Ω)	(Ω)	(A)	(Ω)
10	700	1500	20	200	0	50	15	25	25	10	110
1.2	50	1500	1	33	0	76	13	25	25	15	60
2	10	2500	10	0	1.1	1.3	0	3	3	10	245

5 Technical information

Figure 2. LCDP1521 concept behavior.




Figure 2 shows the classical protection circuit using the LCDP1521 crowbar concept. This topology has been developed to protect the new high voltage SLICs. This supports the programming of the negative firing threshold while the positive clamping value is fixed at GND.

When a negative surge occurs on one wire (L1 for example), a current IG flows through the base of the transistor T1 and then injects a current in the gate of the thyristor Th1. Th1 fires and all the surge current flows through the ground. After the surge when the current flowing through Th1 becomes less negative than the holding current IH, then Th1 switches off.

When a positive surge occurs on one wire (L1 for example), the diode D1 conducts and the surge current flows through the ground.

The capacitor C is used to speed up the crowbar structure firing during the fast surge edges.

This mimimizes the dynamic breakover voltage at the SLIC Tip and Ring inputs during fast strikes. Note that this capacitor is generally present around the SLIC - V_{BAT} pin.

So, to be efficient, it has to be as close as possible to the LCDP1521 Gate pin and to the reference ground track (or plan). The optimized value for C is 220 nF.

The series resitors Rs1 and Rs2 in *Figure 2* represent the fuse resistors or the PTC which are mandatory to withstand the power contact or the power induction tests imposed by the various country standards. Taking into account this fact, the actual lightning surge current flowing through the LCDP is equal to:


I surge = V surge / (Rg + Rs)

With V surge = peak surge voltage imposed by the standard. Rg = series resistor of the surge generator Rs = series resistor of the line card (equivalent to PTC + R on *Figure 3.*)

Example: For a line card with 60 Ω of series resistors which has to be qualified under GR1089 Core 1000V 10/1000µs surge, the actual current through the LCDP1521 is equal to:

The LCDP1521 is particularly optimized for the new telecom applications such as the fiber in the loop, the WLL, the remote central office. In this case, the operating voltages are smaller than in the classical system. This makes the high voltage SLICs particularly suitable. The schematics of *Figure 3* shows the topologies most frequently used for these applications.

Figure 3. Protection of high voltage SLICs



57

Figure 4. Surge peak current versus overload duration.







Figure 5. Relative variation of holding current versus junction temperature



6 Ordering information scheme



7 Package mechanical data SO-8 (Plastic)



8 Ordering Information

Order code	Marking	Package	Weight	Base qty	Delivery mode
LCDP1521	CDP152	SO-8	0.08 g	100	Tube
LCDP1521RL ⁽¹⁾	CDP152	SO-8	0.08 g	2500	Tape and Reel

1. Preferred device



9 Revision history

Date	Revision	Changes	
March 2002	1	Initial release.	
24-Jun-2005	2	Peak Pulse Current changed from 15 to 20 A (10/1000 $\mu s)$	
07-Feb-2006	3	Added footnote to ordering information table	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

